通过

CacheInfo (Compact 2013)

  • 项目

3/28/2014

This structure contains the cache information used with the IOCTL_KLIB_GETCACHE_INFO I/O control.

Syntax

typedef struct _CacheInfo {
  DWORD dwL1Flags;
  DWORD dwL1ICacheSize;
  DWORD dwL1ICacheLineSize;
  DWORD dwL1ICacheNumWays;
  DWORD dwL1DCacheSize;
  DWORD dwL1DCacheLineSize;
  DWORD dwL1DCacheNumWays;
  DWORD dwL2Flags;
  DWORD dwL2ICacheSize;
  DWORD dwL2ICacheLineSize;
  DWORD dwL2ICacheNumWays;
  DWORD dwL2DCacheSize;
  DWORD dwL2DCacheLineSize;
  DWORD dwL2DCacheNumWays;
} CacheInfo, *PCacheInfo;

Members

  • dwL1Flags
    Flags for the level 1 (L1) cache.

    The following table shows the valid flags for this member.

    Flag

    Description

    CF_COHERENT

    Specifies that no cache flush operations are necessary.

    CF_UNIFIED

    Specifies that the instruction (I) and data (D) caches are unified.

    CF_WRITETHROUGH

    Specifies that the cache is in write-through mode. If this flag is not set, the cache is in write-back mode.
  • dwL1ICacheSize
    Total size of the L1 instruction cache, in bytes.
  • dwL1ICacheLineSize
    Line size of the L1 instruction cache, in bytes.
  • dwL1ICacheNumWays
    Specifies the number of ways. Set to 1 for direct-mapped.
  • dwL1DCacheSize
    Total size of the L1 data cache, in bytes.
  • dwL1DCacheLineSize
    Line size of the L1 data cache, in bytes.
  • dwL1DCacheNumWays
    Specifies the different types of cache organization. Set to 1 for direct-mapped.

  • dwL2Flags
    Flags for the level 2 (L2) cache.

    The following table shows the valid flags for this member.

    Flag

    Description

    CF_COHERENT

    Specifies that no cache flush operations are necessary.

    CF_UNIFIED

    Specifies that the instruction (I) and data (D) caches are unified.

    CF_WRITETHROUGH

    Specifies that the cache is in write-through mode. If this flag is not set, the cache is in write-back mode.
  • dwL2ICacheSize
    Total size of the L2 instruction cache, in bytes. A size of 0 (zero) means that there is no L2 instruction cache.
  • dwL2ICacheLineSize
    Line size of the L2 instruction cache, in bytes.
  • dwL2ICacheNumWays
    Specifies the number of ways. Set to 1 for direct-mapped.
  • dwL2DCacheSize
    Total size of the L2 data cache, in bytes. Zero indicates that there is no L2 data cache.
  • dwL2DCacheLineSize
    Line size of the L2 data cache, in bytes.
  • dwL2DCacheNumWays
    Specifies the different types of cache organization. Set to 1 for direct-mapped.

Requirements

Header

pkfuncs.h

See Also

Reference

Kernel Structures
CeGetCacheInfo