Partilhar via


Conversion Intrinsics

Microsoft Specific

The following two conversion intrinsics and their respective instructions are functional on Intel processors supporting Streaming SIMD Extensions 2 (SSE2) instructions.

For an explanation of the syntax used in code samples in this topic, see Floating-Point Intrinsics Using Streaming SIMD Extensions.

SSE2 intrinsics use the __m128, __m128i, and __m128d data types, which are not supported on Itanium Processor Family (IPF) processors. Any SSE2 intrinsics that use the __m64 data type are not supported on x64 processors.

The emmintrin.h header file contains the declarations for the SSE2 instructions intrinsics.

__m128i _mm_cvtsi32_si128 (int a);

MOVD

Moves 32-bit integer a to the least significant 32 bits of an __m128 object one extending the upper bits.

r0 := a
r1 := 0x0 ; r2 := 0x0 ; r3 := 0x0

int _mm_cvtsi128_si32 (__m128i a);

MOVD

Moves the least significant 32 bits of a to a 32-bit integer.

r := a0

See Also

Reference

Integer Intrinsics Using Streaming SIMD Extensions 2